Abstract: This paper describes a single-ended CMOS chopper amplifier for 1/f noise reduction of n-channel MOS transistors and its application to a low-noise high-gain switched-capacitor (SC) amplifier for sensor interface circuits. Since the chopping is used inside of the operational transconductance amplifier (OTA), this amplifier can be used for high output impedance sensors. To investigate the effect of the proposed chopping technique, a test chip was fabricated using 0.25 μm mixed-signal CMOS process. The total input-referred noise is greatly reduced by using a high chopping frequency of 256 kHz to 20 μV rms from 295 μV rms without chopping.
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Introduction
A chopper-stabilization technique is useful for 1/f noise reduction of MOS transistors in high-precision low-noise CMOS amplifiers to detect small signal of sensor outputs. The chopper-stabilized amplifiers are usually implemented with is cross-coupled switches in fully differential circuits, and to use the chopping technique, the output impedance of the sensors must be sufficiently small to drive the cross-coupled switch and the load capacitance [1, 2, 3] . If the sensor output has a single-end configuration, the fully differential circuit which often used for choppers stabilized amplifiers is not always suitable for a cost-effective front end amplifier of sensor signal outputs.
This letter proposes a single-ended switched-capacitor amplifier internally using a chopper-stabilization technique for the 1/f noise reduction and which can be used for high output impedance sensors. The proposed technique is based on a fact that an n-channel MOS (nMOS) transistor often has much larger 1/f noise than that of a p-channel MOS (pMOS) transistor. The chopping technique is used for reducing the 1/f noise of nMOS transistors only for the totally low-noise amplifiers.
Circuits and operation
The CMOS single-ended telescopic cascode amplifier with the chopping technique is shown in Fig. 1 (a) . By applying a clock φ c to switches in the amplifier, the 1/f noise of nMOS transistors, MN1 and MN2 is modulated by the chopping clock. This circuit configuration allows the realization of a single-ended chopper amplifier for the 1/f noise reduction of nMOS transistors.
Small-signal equivalent circuits for the noise models in φ c = 1 and φ c = 0 phases are shown in Fig. 1 (b) and 1 (c), respectively. The noises in cascode transistors MP3, MP4, MN3 and MN4 have less influence to the output current than those of the others, and are ignored in Fig. 1 (b) and 1 (c).
The output noise currents i n,out (1) and i n,out (0) for φ c = 1 and φ c = 0 are given by
where v n,p1 (x), v n,p2 (x), v n,n1 (x) and v n,n2 (x) are noises of transistors MP1, MP2, MN1 and MN2 in phases of φ c = 1 and φ c = 0 and x = 1 and x = 0 corresponds to φ c = 1 and φ c = 0 , respectively. Therefore, the noises of 
Application to two-stage switched-capacitor amplifier
A two-stage switched-capacitor (SC) amplifier using the chopper amplifier in the front-end gain stage is designed and implemented for testing the effectiveness of the chopper amplifier. Fig. 2 (a) and 2 (b) show two-stage SC amplifier and the timing diagram of the operation clock signals. The gains of the front-end stage and the second low-pass filtering amplifier stage are given by C 1 /C 2 (G 1 ) and C 3 /C 4 (G 2 ), respectively, and the total gain is given by
The output signal of the second stage is sampled and held by a capacitor C LS and a switch controlled by φ SS . Another sample-and-hold circuit using a capacitor C LR and a switch controlled by φ SR for storing the reset noise and offset due to charge injection of switches by φ 1 and φ 1d and OTA's offset voltage are used. The final output is given by V out2 − V out1 for canceling the reset noise and offset [4, 5] .
The cutoff frequency f co of the second stage is given by
where C L is the capacitance of C LR and C LS , and g m2 is the transconductance of the internal operational transconductance amplifier (OTA) of the second stage. The second stage is used for gain enhancement and 1st-order low-pass filter for modulated 1/f noise reduction.
Measurement results
For measuring the noise characteristics of the SC amplifier of Fig. 2 and the effect of the chopper amplifier, a test chip was fabricated using 0.25 μm mixed-signal CMOS process. The designed gain given by (
is 1024 using C 1 = 4 pF, C 2 = 125 fF, C 3 = 4 pF and C 4 = 125 fF. Because of the stray capacitance and the finite OTA gain, the measured gain was 600 at the chopping clock frequency f ch of 256 kHz. To investigate the effect of the proposed chopping technique, the input-referred noises for three cases (f ch = 0 Hz, f ch = 16 kHz and f ch = 256 kHz) were measured. The operation using f ch = 0 Hz means that the chopping technique is not used. The measured input-referred noises are shown in Fig. 3 (b) . Fig. 3 (a) shows a diagram of power spectral density to explain the effect of chopping with respect to the choice of f ch . The cutoff frequency of the second stage is 19 kHz using g m2 = 40μ mho, C L = 10 pF and C 3 /C 4 = 32. When f ch is set to be very close to the cutoff f co , the total input-referred noise is slightly reduced compared to the case without chopping. When a high chopping frequency of 256 kHz compared to f co is used, the total input-referred noise is greatly reduced because all the 1/f noise components are suppressed by the low-pass filter. The use of f ch = 256 kHz and f co = 19 kHz reduces the total input referred noise to 20 μV rms .
Conclusion
In this paper a single-ended CMOS chopper amplifier for 1/f noise reduction of n-channel MOS transistors and an application to a high-gain SC amplifier have been presented. Since the chopping switches are used for the inside of the internal amplifier only, this technique can be used for readout circuits of high-output impedance sensors. The measured noise of a test chip shows the effectiveness of the chopping technique.
